## designideas

program four FPGAs (Figure 1).

A DSP processor, the AD-SP21065L, serves as a micro-controller to program the FP-GAs. The configuration bus consists of the Clk, Data, Program, Init, and Done signals. The output data from the ADSP21065L is synchronous with the Clk

signal, and the Program (output), Init (input), Done (input), and two control signals (output) are the ADSP21065L's I/O flags. The rest of the circuit comprises

four FPGAs from Xilinx. The arrows to the FPGAs represent the configuration bus. The trick is in the so-called switchboard, which traces the configuration bus to an FPGA according to the ADSP-21065L's control signals. At first thought,

CLK FPGA 1 CLK DATA FPGA 2 **PROGRAM** SWITCHBOARD INIT ADSP21065L (74FST3253) DONE FPGA 3 CONTROL LOGIC FPGA 4 Figure 1 B1 B2 Separately programming В3 SO **FPGAs sometimes makes B4** more sense than using a 74FST3253 daisy-chain technique.

some bidirectional buffers, for example, 74LVT16245s, would seem suitable for this requirement by linking the control signals to OE and T/R pins of the buffers.

But after taking a closer look at the situation, this approach would be difficult because the Init and Done are output signals from the FPGAs, which you cannot merge together. Therefore, the "buffer" you are looking for should have multiplexing or demultiplexing capabilities. This design uses the 74FST3253 dual 4-to-1 multiplexer/demultiplexer bus switch from On Semiconductor (www. onsemi.com) to implement this function. By connecting two control signals to the two select inputs, S0 and S1, you can

cause I/O Signal A to connect to I/O lines B1, B2, B3, or B4, respectively, if the value of the two control signals are 00, 01, 10, or 11.□

#### Add fault protection to a 4- to 20-mA loop supply

Mark Pearson, Maxim Integrated Products, Sunnyvale, CA

4- TO 20-mA CURRENT LOOP consists of a power source and a currentmeasuring device at the control end and a field transmitter that senses process-variable information, such as temperature or pressure, and converts it to a current (Figure 1). Most such industrial current loops are powered by 24V dc, but that voltage can range from 12 to 36V. The loop voltage in older systems can be even higher. Many such applications require current limiting, fault protection, or both. For example, a short circuit or another high-current fault in one of several loops powered by a single source can produce a power-supply failure that disables all transmitters powered by that source. Intrinsically safe loops, on the other hand, include a barrier module that limits current and voltage to the transmitter. Fault-protected sources can add another level of system safety. Setting a current limit on each loop lets you accurately size the power supply without overspecifying it. Figure 2 shows one form of flexible fault protection for the 24V pow-

4- TO 20-mA
FIELD TRANSMITTER

DO TO
100°
4 TO
20 mA

SENSE
RESISTOR

STRIP-CHART
RECORDER

Figure 1 Industrial applications widely use the basic structure of a 4-to 20-mA current loop.

er supply of a 4- to 20-mA loop. It also includes circuitry for recovering a digital signal superimposed on that loop. IC<sub>1</sub>, a high-side current-sense amplifier with comparator and reference, senses the loop current in R<sub>1</sub> as an 8- to 40-mV voltage and amplifies it by 100, producing an output-voltage range of 0.8 to 4V. That out-

put,  $V_{\text{OUT}}$ , can directly drive external meters, strip-chart recorders, and A/D-converter inputs.

The R,-R, voltage divider sets the selected fault-current trip point for IC,'s first internal comparator at 0.6V. Setting the trip point for a 50-mA fault, for instance, establishes the following relationship between R<sub>1</sub> and R<sub>2</sub>:  $R_2/(R_1+R_2)$ =  $0.6V/(R_1 \times 100 \times I_{PAUJIT})$ , so  $R_1 = 15.67 \times R_2$ . When faults occur, the C<sub>OUT1</sub> output assumes a high-impedance state and is pulled high by R<sub>3</sub>. The noninverting cascaded-transistor pair Q2-Q3 provides an interface to the high loop voltage and preserves a proper logic polarity for controlling the gate of Q, Q, is held in the off state until pushbutton PB, or another reset signal resets IC,'s first comparator. (To disable this comparator's latched output, tie the Reset# pin to ground.) Zener diode ZD, protects Q,'s gate-source junction from overvoltage.

IC<sub>2</sub> and its associated circuitry can recover any digital information imposed on the 4- to 20-mA loop current by modu-

†10,000-u ages are

## designideas

lation. The Highway-Addressable Remote Transducer Protocol, for instance, typically uses FSK (frequency-shift keying) of 1200 to 2400 Hz to modulate the loop current between the ±0.5mA levels. (For this circuit, the modulated signal at  $V_{OUT}$  (Pin 2 of IC<sub>1</sub>) is  $\pm 0.1$ V.)  $V_{OUT}$ from IC, is capacitively coupled to

IC, and amplified

TO FIELD TRANSMITTER 24V DC 4- TO 20-mA LOOP RFD10P03L Q5V IC<sub>2</sub> MAX4322 \$10k \$10k \$10k \$10k RS MAX4375 RS-+V<sub>CC</sub> RESET# CIN1 CIN2 C<sub>OUT2</sub> 2N3904 GND C<sub>OUT1</sub> Figure 2 2N3904 FAULT RESET LOOP RETURN DIGITAL-SIGNAL OUTPUT TO PROCESS-INDICATOR PANEL OR ADC

by that device to recover such digital signals. IC<sub>1</sub> includes a second comparator with inverting input, which you can use to cancel the in-

version in  $IC_2$ 's digital-signal output. Though not essential, this comparator output ( $C_{OUT2}$ ) can also present the re-

This circuit provides fault protection and digital-signal recovery for a 4- to 20-mA current loop.

covered digital signal as a clean rectangular waveform for driving external circuitry.□



Courses led exclusively by Dr. Howard Johnson

# Introducing Advanced High-Speed Signal Propagation

A New Advanced Level Course for Experienced Digital Designers

Press your designs to the upper limits of speed and distance

#### High-Speed Digital Design

The Definitive Signal Integrity Workshop

Boston, MA - March 1-2, 2004

Register Today at www.sigcon.com

Enter 31 at www.edn.com/info